A Hybrid Audio ΔΣ Modulator with dB - Linear Gain Control Function
نویسنده
چکیده
© 2011 Yi-Gyeong Kim et al. 897 A hybrid ΔΣ modulator for audio applications is presented in this paper. The pulse generator for digital-toanalog converter alleviates the requirement of the external clock jitter and calibrates the coefficient variation due to a process shift and temperature changes. The input resistor network in the first integrator offers a gain control function in a dB-linear fashion. Also, careful chopper stabilization implementation using return-to-zero scheme in the first continuous-time integrator minimizes both the influence of flicker noise and inflow noise due to chopping. The chip is implemented in a 0.13 μm CMOS technology (I/O devices) and occupies an active area of 0.37 mm. The ΔΣ modulator achieves a dynamic range (A-weighted) of 97.8 dB and a peak signal-to-noise-plus-distortion ratio of 90.0 dB over an audio bandwidth of 20 kHz with a 4.4 mW power consumption from 3.3 V. Also, the gain of the modulator is controlled from –9.5 dB to 8.5 dB, and the performance of the modulator is maintained up to 5 nsRMS external clock jitter.
منابع مشابه
A 0.6-V to 1-V Audio ΔΣ Modulator in 65 nm CMOS with 90.2 dB SNDR at 0.6-V
This paper presents a discrete time, single loop, third order ΔΣ modulator. The input feed forward technique combined with 5bit quantizer is adopted to suppress swings of integrators. Harmonic distortions as well as the noise mixture due to the nonlinear amplifier gain are prevented.The design of amplifiers is hence relaxed. To reduce the area and power cost of the 5-bit quantizer, the successi...
متن کاملA Low-Power Single-Bit Continuous-Time ΔΣ Converter with 92.5 dB Dynamic Range for Biomedical Applications
A third-order single-bit CT-ΔΣ modulator for generic biomedical applications is implemented in a 0.15 μm FDSOI CMOS process. The overall power efficiency is attained by employing a single-bit ΔΣ and a subthreshold FDSOI process. The loop-filter coefficients are determined using a systematic design centering approach by accounting for the integrator non-idealities. The single-bit CT-ΔΣ modulator...
متن کاملA 1.2 V, 38 microW Second-Order DeltaSigma Modulator with Signal Adaptive Control Architecture
A 1.2 V, 38 μW second-order ΔΣ modulator (ΔΣM) with a Signal Adaptive Control (SAC) architecture is fabricated in a 0.35 μm standard CMOS technology (Vt,n = 0.6V, Vt,p = -0.8V). This modulator achieves 75 dB dynamic range and 63 dB of peak SNDR at 6.8kHz Nyquist rate and an oversample ratio of 64. The proposed architecture effectively reduces the power dissipation while keeping the modulator pe...
متن کاملActive-Passive ΔΣ Modulator for High-Resolution and Low-Power Applications
This paper discusses the use of a low gain amplifier and a passive switched-capacitor (SC) network to enable the SC integrator function. The method is applied to a deltasigma modulator to achieve high resolution as proved by the 65-nm CMOS technology test vehicle. Compared with the conventional operational amplifier (op-amp)-based SC integrator, this solution utilizes a low-gain open-loop ampli...
متن کاملAdaptive Predistortion Using a ΔΣ Modulator for Automatic Inversion of Power Amplifier Nonlinearity
This brief demonstrates a new adaptive digital predistortion architecture particularly suited to mobile handset applications. The central idea is to build a lookup table (LUT) that directly captures the static compressive nonlinearity of the power amplifier (PA) and then insert this LUT into the feedback path of a ΔΣ modulator. The oversampled ΔΣ modulator automatically performs both the invers...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011